Introduction
Continuous trend towards electronics miniaturization to answer the strong need to execute more functions in less space, has drastically affected the stakes of the electronic design.
The great technological capabilities of board chip embedding for electronic systems were highlighted by the European "Hiding Dies" and "HERMES" projects.
The main objective was to develop the concept of embedded thin active chips at the heart of a printed wiring board (PWB) structure as a base for an integrated electronic circuits manufacturing. The construction process consists in burying thin chips inside laminated build-up layers, so called core layers, then integrating them between conventional multilayered substrates.
The aim of the following analytical modelling approach is to determine the temperature distribution of the embedded chips and to assess the impact of external surface mounted devices (SMD) on them, at laboratory conditions.
Analytical model for single core layer
This part focuses on the steady-state thermal analysis of a mono chip which is buried in a single core layer. The electronic board is considered cooled by coupled convection and radiation heat exchanges.
The board shape can be approximated by a parallelepiped and its multilayered structure replaced by two orthotropic layers in perfect thermal contact. Their respective thickness depends on the location of the internal heating source of the buried chip.
Like in many conventional studies on PWB thermal behaviour, the four lateral edges are assumed to be adiabatic due to their very thin thickness. Thus the heat of chip is only removed through upper and lower surfaces. Each of these surfaces is submitted to a specific uniform heat transfer coefficient according to the Newton's law, named respectively ht and hr. Those ones combine convection and radiation effects and allow us to take into account the gravity orientation. The board length, width, and thickness are defined, respectively, by Lb, Wb and Hb as pictured in fig. 1 . The set of equations describing the proposed model and its boundary conditions are summarized below.
Generalized governing equation depending on a set of axial thermal conductivity values, defined kx, ky or kz:
External boundary conditions for 0 £ x £ Lb and 0 £ y £ Wb:
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Interlayer temperature and flux continuity boundary conditions, for 0 £ x £ Lb and 0 £ y £ Wb: 
The 3-D temperature distribution of an embedded chip in a PWB has been solved using conventional Fourier series [1] [2] [3] but other techniques are pertinent as well [4] . Some other analytical solutions applied to the diffusion of heat have been suggested in the literature [5] [6] [7] [8] .
A final solution of the temperature distribution can be written as: 
The source length, width and its center location are defined, respectively, by Ls, Ws, xc, and yc. The Kronecker function d is brought to extend formulae validity to the cases where m and/or n are equal to zero.
The z-axis thermal profile, we m, n, i (z), over the cross-section is depending on the number of layers which are to be scrutinized to characterize the board thermal behavior, in our case two juxtaposed layers: 
Finally, all parameters of the solution are given by: 
Electronic PWB are complex multi-layered structures in which high thermal conductivity of copper layers are sandwiched between low thermal conductivity of glass-epoxy layers.
Thus the effective thermal conductivity of that stack-up is anisotropic with a high heat spreading capability along the PWB XY-plane.Thus assumed effective thermal conductivities and thicknesses of both homogenous blocks, at a location corresponding to the heating surface of the chip are defined (in tab. 1). The remaining work consists in establishing the relationships that will allow to characterize heat transfer coefficients to apply on board's top (z = 0) and rear (z = Hb) surfaces, respectively, named ht and hr.
Equivalent heat transfer coefficient calculation
In practice, to estimate the surface temperatures of an electronic board, which is assimilated to a flat plate in unlimited space, empirical correlations [9] [10] [11] [12] [13] [14] are considering a set of dimensionless numbers, such as known Grashoff (Gr) Prandtl (Pr) or Rayleigh (Ra).
Lewandowki and Kubski [15] conducted a fine investigation with the purpose of establishing a final set of relationships dedicated to vertical and horizontal plates. This one demonstrates that the correlation is strongly influenced by the characteristic length, or L, which is connected with the geometry of the heating plate and its definition turns out to be an issue.
Nevertheless, Yovanovich [16] and Yovanovich and Jafarpur [17] established a revised definition of characteristic length by using the square root of the total active surface area,
Furthermore the relationship of the characteristic length considers all dimensions of the board with a= 1:
Thus a general expression for natural convection heat transfer coefficient from isothermal 3-D bodies was proposed in the form for horizontal plate with both active sides: .
Finally, the heat transfer coefficient is summed with a radiative heat exchange expression depending on emissivity e and radiative surface configuration factor F as well as surface and ambient absolute temperature:
Thus, the equivalent heat transfer coefficient (h f ) is correlated with upper and rear board environment.
Calculation corner

Mathcad
® software was used to run the analytical model calculations, defined in the various result tables by the subscript M, for mathematical approach.
The computational fluid dynamics software, Icepak ® and Flotherm ® , were selected to generate the board lumped or fine realistic models as well as to compute the environment conditions such as conjugated free convection and radiation. These models are designated by the subscript N for numerical computation.
Thermal behavior of a single buried chip
The dimensions of the studied board are Lb = 100 mm,Wb = 160 mm, and Hb = 1.13 mm. The first analysis focuses on the thermal behaviour of a single source and a fixed uniform equivalent heat transfer coefficient of 10 W/m 2 K is applied on the board's top and rear external surfaces. This unfounded value is commonly assigned to characterise free convection combined with radiation.
The comparison is done on the central temperature (xc, yc, zc) of the source and its mean temperature: The results agreement for various scenario demonstrates that the stated approach is suitable to analyse the thermal behaviour of buried single source.
Further, the pertinence of the analytical model has to be check for realistic environment conditions when heat transfers depend on the board temperature distribution as well as air moving phenomena.
Considering the boundary conditions of the case 1, tab. 3 presents the comparison of the proposed analytical calculation (M) of the equivalent heat transfer coefficient to the values provided by the numerical model (N) when air moving phenomena and radiation effect are computed with a board emissivity of 0.95.
The comparison of the convective heat transfer coefficients highlights the poor agreement of the analytical approach to the numerical results. Nevertheless, the radiative exchange drives the chip heat transfer, so the divergence between the centre and mean temperatures of the chip is less than 1%, which is our primary concern. Moreover, the average temperatures of the board in both models are concurring.
The comparison of results, this time with "realistic" boundary conditions, are resumed in tab. 4 
Extension for multiple buried sources
For a set of buried chips, the solution for the temperature distribution may be obtained using the superposition principle. Then for N heating sources, the 3-D temperature distribution is: 
Two new chips, named C2 and C3, are taken into account in the analysis of the thermal behaviour of the "two homogenous layers" board model. The heating sources of both chips are localized at the previous board height. Table 5 displays the predictions of the proposed analytical approach (M) to those of a numerical model (N). The analytical model discrepancy stays below 2% and demonstrates its capability for modelling the thermal interactions of a set of buried chips. Furthermore, all industrial PWB have their outer surfaces overpopulated by electronic components that have a significant impact on board temperature profile.
Board upper and lower sources modelling
To determine the influence of heating devices on the upper and rear surfaces of the PWB, the conventional 3-D temperature distribution for two-layered substrate is solved for a new set of boundary conditions. Updated interlayer flux boundary condition for 0 £ x £ Lb and 0 £ y £ Wb, eq. (20):
Revised substrate's upper and rear surfaces boundary conditions for 0 £ x £ Lb and 0 £ y £ Wb, when a heating source is on upper surface eq. (21) or on rear surface eq. (22):
with 2 (21)
The final solution form of the temperature distribution is quite similar to previous established expression: 
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The complete expressions of wu m,n,i (z) and wr m,n,i (z) are provided in the Appendix.
Component boundary conditions modelling
In order to estimate the critical temperature of a SMD, as called junction, the linear compact thermal model (CTM) concept proposed by European DELPHI consortium is exploited.
So the component temperature determination can be summarized by two heat spreading paths in parallel that link its junction (J) to the reference temperature, as shown in fig. 2 .
To reach this purpose, the component heat transfer paths to its surrounding have to be characterized. 
The convective heat transfer is defined by a set of body gravity functions for isothermal cuboids mounted on a plate, proposed by Yovanovich and Jafarpur, depending on the characteristic length, eq. (14), with a = 2.
Device on upper surface of an horizontal plate: (27)
Compact thermal modelling of electronic component
Two plastic components called MLF64 and MLF32 are simulated as a CTM network on the upper and rear surface. Their deducted behavioral model was limited to triangle network form and two external surfaces in order to simplify the understanding of the proposed approach. So three nodes, called junction (J), top (Case or C) and bottom (Board or B), were kept and linked by three thermal resistors. The heating power of the component is attached to the junction node (tab. 6). The specific board thermal behaviour taking into account multiple kind of heating sources is displayed in tab. 7 for a global power consumption of 3.1 W, at an ambient temperature of 85°C. In addition, the network temperatures and heat flow rates are resumed in tab. 8 The temperature and heat flow rate agreements, better than 10%, prove that the developed approach is an efficient tool to investigate several design options at early stage of a project, our initial prospect.
Extension of cooling boundary conditions
The approach can be completed to investigate the potential gain to drain a significant part of the heat to a set of cooled board pads. Thus the average temperature of a peculiar cooling local area (d) is given by: where qf refers to the heat flow rate that is evacuated from structure contacts at fixed cooled temperatures.
The expression can be written as a linear system then using mean square operator the appropriate vector qf d that matched the fixed temperature vector Td j , can be easily approximated in few iterations.
The board thermal behaviour is analysed when a fixed temperature of 70°C is assumed on two distinct zones, on the rear surface of the board (zd = 0), that have a length of 6 mm (Ld), and a width of 127 mm (Wd).
The yc center is located at half board width and their respective xc center position are 3 mm and 97 mm.
A wedge imperfect contact is simulated considering a thermal resistance of 2.5°C/cm 2 W. The temperatures predictions are reported in tab. 9 but the model accuracy is based this time on the relative error calculation, as a result of dual boundary conditions. The estimation of the heat flow rate, which is leaving the PWB from both cooled wedges, is 5.48 W. 
